Documentation

Guide How to: design a multi-core SoC

Latest update: 2020-09-11

This guide illustrates how to generate and test a multi-core ESP SoC. This tutorial has many steps in common with the “How to: design a single-core SoC” tutorial, which is referenced by this guide multiple times. Make sure to complete the prequisite tutorials before getting started with this one, as this guide builds on top of them without repeating content.

Note: The users have access to prebuilt material to run the tutorial on an FPGA, without executing all the previous steps. See the ‘FPGA prototyping with prebuilt material’ section at the end of this guide.


Target FPGA board

For this tutorial we target the Xilinx VC707 evaluation board. Move to the proper design folder:

# Move to the Xilinx VC707 design folder
cd <esp>/socs/xilinx-vc707-xc7vx485t

Back to top

SoC configuration

Open the ESP configuration GUI:

make esp-xconfig


Select a 3x2 or 2x3 layout and set 4 processor tiles, 1 memory tile and 1 I/O tile, then save and close. The figure below shows the GUI with a possible configuration for a quad-core ESP instance. Make sure the ESP caches are enabled, because they are mandatory for multi-core instances of ESP. To support multi-core operation the ESP caches implement a directory-based MESI protocol over the NoC.

Note: Make sure to select the *Leon3* processor, because multi-core is not supported for the Ariane core yet. The multi-core for ESP with Ariane is under development.

Back to top

Cache Configuration

The ESP Cache hierarchy is mandatory for a multi-core SoC. See the section “ESP Cache Hierarchy” from the “How to: design a single-core SoC” guide for more details.

Back to top

Debug link configuration

Follow the “Debug link configuration” instructions from the “How to: design a single-core SoC” guide.

Back to top

FPGA prototyping

Follow the “FPGA prototyping” instructions from the “How to: design a single-core SoC” guide.

Once you login into Linux you can run top in the terminal to see that the Linux processes are running on all four processor cores. See an example in the image below:

Back to top

FPGA prototyping with prebuilt material

Follow the “FPGA prototyping with prebuilt material” instructions from the “How to: design a single-core SoC” guide.

Back to top